

**100V N-Ch Power MOSFET**

**Feature**

- High Speed Power Switching, Logic Level
- Enhanced Body diode dv/dt capability
- Enhanced Avalanche Ruggedness
- 100% UIS Tested 100% Rg Tested
- Lead Free, Halogen Free

$V_{DS}$		100	V
$R_{DS(on),typ}$	$V_{GS}=10V$	9.0	m $\Omega$
$R_{DS(on),typ}$	$V_{GS}=4.5V$	11	m $\Omega$
$I_D$ (Silicon Limited)		73	A
$I_D$ (Package Limited)		70	A

**Application**

- Synchronous Rectification in SMPS
- Hard Switching and High Speed Circuit
- DC/DCn Telecoms and Industrial



Part Number	Package	Marking
HGD110N10SL	TO-252	GD110N10SL
HGI110N10SL	TO-251	GI110N10SL

**Absolute Maximum Ratings at  $T_j=25$  (unless otherwise specified)**

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current (Silicon Limited)	$I_D$	$T_C=25$	73	A
		$T_C=100$	52	
		Continuous Drain Current (Package Limited)	$T_C=25$	
Drain to Source Voltage	$V_{DS}$	-	100	V
Gate to Source Voltage	$V_{GS}$	-	$\pm 20$	V
Pulsed Drain Current	$I_{DM}$	-	190	A
Avalanche Energy, Single Pulse	$E_{AS}$	$L=0.1mH, T_C=25$	22	mJ
Power Dissipation	$P_D$	$T_C=25$	125	W
Operating and Storage Temperature	$T_J, T_{stg}$	-	-55 to 175	

**Absolute Maximum Ratings**

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Ambient	$R_{\theta JA}$	50	$\text{W}^{-1}$
Thermal Resistance Junction-Case	$R_{\theta JC}$	1.2	$\text{W}^{-1}$



Fig 1. Typical Output Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Normalized On-Resistance vs. Junction Temperature




Figure 5. Typical Transfer Characteristics




Figure 6. Typical Source-Drain Diode Forward Voltage




Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Ambient





Induc



ge Test

D


\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

Package Outline

TO-251, 3leads



Package Outline

TO-252, 2 leads

